Back to Search Document details
14th Meeting: Geneva, March 2019 2019-03-20 09:30
AHG16/CE3-related: CCLM mode restriction for increasing decoder throughput
Abstract
This contribution proposes to restrict the usage of CCLM modes for small chroma intra blocks. In order to increase the throughput of the small chroma intra blocks in the hardware decoder, the proposed method prevents the small chroma intra blocks that are increasing the worst case processing cycles. In the proposed method, INTRA_LT_CCLM, INTRA_L_CCLM, and INTRA_T_CCLM modes are disallowed for the small chroma blocks having an area less than or equal to a predefined threshold. Compared to VTM-4.0, it is reported that the proposed method shows 0.01%/0.27%/0.27%, 0.xx%/0.xx%/0.xx%, and 0.xx%/0.xx%/0.xx% BD-rate impact on Y/Cb/Cr components for AI, RA, and LDB cases, respectively, in case of the threshold equal to 8. And, the proposed method shows 0.00%/0.03%/0.03%, 0.xx%/0.xx%/0.xx%, and 0.xx%/0.xx%/0.xx% BD-rate impact on Y/Cb/Cr components for AI, RA, and LDB cases, respectively, in case of the threshold equal to 4.
JVET-N0376 AHG16/CE3-related: CCLM mode restriction for increasing decoder throughput [J.-Y. Jung, Y.-L. Lee (Sejong Univ.), D.-Y. Kim, W. J. Jeong (Chips&Media), S.-C. Lim, J. Kang (ETRI)]
Decisions
JVET-N0376 AHG16/CE3-related: CCLM mode restriction for increasing decoder throughput [J.-Y. Jung, Y.-L. Lee (Sejong Univ.), D.-Y. Kim, W. J. Jeong (Chips&Media), S.-C. Lim, J. Kang (ETRI)]
Citation